Abstract-DC bus capacitors of Medium Voltage Cascaded STATCOM are independent. DC side voltage balance control method is the key influencing factor of current control. The imbalance of DC bus voltage increases harmonic current and affects the safety of device. In this paper, the unbalance mechanism of DC side capacitor voltage is analyzed. Based on the unipolar dual frequency and carrier phase-shifted SPWM (CPS-SPWM) modulation algorithms, the distributed control algorithms, which need multi-FPGA structure, are proposed. By changing the instantaneous active power input of single module, the voltage balance control strategies of DC bus capacitors are realized. The strategy can be applied in each inverter, respectively. Simulation and experiment results show the feasibility and effectiveness of the strategy.
INTRODUCTION
The Medium Voltage Cascaded STATCOM is one of flexible AC transmission devices, which are connected to distribution network. During the STATCOM operation, it consumes active power of its own, and absorbs or outputs reactive power, which affects power factor significantly. While it works in capacitive mode, the device of STATCOM will output reactive power for distribution network; on the contrary, if STATCOM needs to absorb reactive power, it works in inductive mode. Compared with the traditional reactive power compensation device, the STATCOM has advantages of regulating voltage and reactive power continuously, low harmonic current, fast response and smaller size.
As an effective method for regulating power quality for distribution system, Medium Voltage Cascaded STATCOM becomes the research focus in recent years. Relative to the traditional transformer multiple, cascaded STATCOM with H-bridge structure has obvious advantages of no multiple transformers, high efficiency, scalability, modular design.
The technology of DC bus voltage balance control is the key factor of current control in STATCOM. The voltage unbalance of capacitors will bring many adverse effects, which will result in a series of problems. The harmonic distortion of output current will be increased and the quality of output voltage will be reduced. The increasing imbalance degree of capacitor voltage will affect the safe operation of the device. Therefore, the reliable voltage unbalance control strategies and algorithms should be applied to ensure DC bus voltage balance control in capacitive mode, inductive mode or standby mode. The changes of parameters in H-bridges should also be considered in the process of balance control. Two types of DC bus voltage balancing control method are applied frequently: the first method for achieving DC bus voltage balance control is the external control circuit, which requires additional hardware circuits, such as energy exchange of the AC BUS voltage control method [1] ; another control strategy is the establishment of its own balance algorithm models, such as adjusting the phase shift angle for each link to achieve the voltage balance [2] . Based on the system development background of Medium Voltage Cascaded STATCOM, the control structure of system is established. In this paper, the distributed control scheme, which consists of central control unit and single module controllers, is also proposed. In actual application, multi-FPGA control structure is used for the design of distributed control algorithm, which can be achieved in each inverter unit, respectively. So the adjacent inverter units have not couplings. As a result of the distributed control structure, the strategy can be applied in each inverter, respectively. The interaction between DC voltage balance control and upper current control will not exist. The unipolar dual frequency and carrier phase-shifted SPWM (CPS-SPWM) modulation algorithms are introduced to realize real-time put out of multiplex PWM waves. Fourier series expressions of modulation strategies are derived. By Fourier analysis, better dynamic regulation performance, better harmonic characteristics and lower switching frequency characteristics are realized. At the same time, DC bus capacitors of Medium Voltage Cascaded STATCOM are independent. DC-side voltage balance control is the key influencing factor of current control. According to the analyses of DC side capacitor voltage unbalance mechanisms, DC voltage balance control strategies for Medium Voltage Cascaded STATCOM are achieved. By changing the instantaneous active power input of single module, the voltage balance control methods of DC side capacitors are realized. This paper archives two main conclusions: one is that the distributed control scheme, which consists of central control unit and single module controllers, is proposed. Multi-FPGA control structure is applied in the design of distributed control algorithm; the other is that the changing of instantaneous active power input is used to realize voltage balance control of DC capacitors.
Finally, based on the development background of Medium Voltage Cascaded STATCOM, simulation models and experimental devices are established. In the simulation system, the dynamic control process of DC side capacitor voltage between single modules and DC voltage value between phases are achieved. According to the analysis of simulation waves and experimental results, the quality of output current, which is influenced by DC voltage balance control method, is also analyzed. Simulations and experiment results show that the strategies are feasible and effective. This algorithm can well control the DC bus voltage, which ensures lower current distortion and the same dynamic range of each unit. 
II. TOPOLOGICAL STRUCTURE

A. Topological Structure of Medium Voltage Cascaded
B. Analysis of DC Bus Voltage Unbalances Mechanism
Each DC bus capacitor of H-bridges in cascaded STATCOM is independent. At the same time, the parameters of capacitors are also different. According to series losses, parallel losses and mixing losses, the problems of the capacitor voltage imbalance control are unavoidable. Under the consideration of various losses, H-bridge unit equivalent circuit of STATCOM is shown in figure 2 . Based on the above analysis, the equation current formula of DC side capacitor can be established in the following form,
The DC component and AC component of current and voltage are expressed as follows, influence of harmonic currents are ignored in steady-state operation, the following formula will be obtained.
The stable value of capacitor voltage could be expressed in the following form,
According to the above analyses, trigger delay, parallel losses and mixing losses of H-bridges are the main reasons of DC bus voltage imbalance.
III. PROPOSED SCHEME
A. Carrier Phase-Shifted SPWM (CPS-SPWM) Modulation Algorithm based on Unipolar Dual Frequency
The output voltage of inverter circuit using SPWM (sinusoidal pulse width modulation) is composed of a series of rectangular pulses in equal magnitude and unequal width, and it is not an ideal sinusoidal wave. The modulation strategies of cascaded STATCOM are used for controlling the switch of modules, which can make output voltage into sinus waveform. To get higher equivalent switching frequency and better output harmonic characteristics of STATCOM, unipolar dual frequency modulation algorithm is applied in carrier phase-shifted SPWM (CPS-SPWM) modulation algorithm. Its equivalent switching frequency has been increased several times.
It assumes that the number of inverter is a) The principle of current control Using accurate tracking and detection calculated algorithm, the main function of double-loop control with the current inner loop is to realize the purpose of reactive power compensation. As shown in Figure 4 , the current control block diagram of the central control is detailed expressed in the following. Further study of current inner loop control, it takes the DC capacitor voltage values as feedback signal to reflect active power demand. In the DC voltage outer loop control algorithm, the DC capacitor voltage Real-time value is compared with reference DC voltage value to generate error signals for active current command. PI control algorithms are applied in the process of active current control. The instantaneous active current command will be achieved by phase-locked loop and error signals. At the same time, phase-locked loop and amplitude detection of reactive current are also used for generating instantaneous reactive current instruction. These vector superposition algorithms of instantaneous active power and the instantaneous reactive power instructions are applied to solve the problems of instantaneous current control. Then, to form closed-loop control structure for generating current error signals, the instantaneous current control instructions are compared with AC side output current value of the device. Based on PI control and repetitive control, pulse width modulated signals will be realized. Finally, based on the unipolar dual frequency and carrier phase-shifted SPWM (CPS-SPWM) modulation algorithm, switch driving signals will be generated to drive H-Bridges. The changes of output voltage or current phase angles in H-bridge modules will be able to change the active power input. Therefore, by changing itself trigger pulses, the output voltage value of each module can be adjusted. Accordingly, by changing the magnitude or phase of output voltage, the H-bridge modules will be able to change its active power. By using this control strategy, the changes of DC capacitor voltage value and balance control of DC bus voltage are realized. According to the formula (9), the respective modules will absorb or release active power. The process is determined by AC voltage instantaneous value in the direction of I S .
Therefore, by adding voltage vector to output voltage instantaneous value in the direction of s i , the instantaneous active power of the number L module will be changed. Accordingly, the control method for DC voltage balance control will be realized. At the same time, the changes of voltage vector will not affect the output of instantaneous reactive power. The vector analysis is shown in Figure 5 .
inductive mode capacitive mode Based on the development background of Medium Voltage Cascaded STATCOM, the specific model of control structure is shown in figure 7 .The reactive power capacity of Cascaded STATCOM is 2.8MVar  . The devices are composed of main control cabinet, power cabinets, starting control cabinet, LCL filters, etc. The design concepts of devices take the main FPGA control board, A/D sample boards, I/O boards, GFBI Fiber Interface boards and power boards as core control circuits. By using XC3SD1800A of Xilinx as core control chip, the functions of sampling, control and human-computer interaction are realized. The small-capacity FPGA (XC3S200A) is used for achieving signal sampling, filtering, producing PWM signals, and signal transmission from main FPGA. In the structure of Cascaded STATCOM, the number of system modules is thirty-Six. The initial value of capacitor voltage is 800/3(V). After system booting, the DC-side capacitors will enter into charge and discharge dynamic process. At about 0.1 seconds, the system gets into relatively steady-state control process, and finally the balanced control of bus voltage is realized. The dynamic control process of single DC bus voltage is shown in figure 9 (a) . At the same time, figure9 (b) shows the dynamic control process of DC-side voltage between phase and phase. Its voltage waveforms remain the same dynamic performance. 2) The analysis of current control As shown in figure 10 (a) , the capacitor voltage balance control is the key factor for output current. Stability of capacitor voltage affects current waveform. By using the fast Fourier Transform (FFT) method, the analysis of load current is shown in figure 11 . Through the analysis, total harmonic distortion (THD) of load current is 23.91%. After the compensation of reactive power as well as harmonic control, total harmonic distortion (THD) of system current is3.34%.
B. System Simulation a) Simulation model of the system
C. Analysis of Experimental Results
When the experiment device is not running, the three-phase current waveforms are shown in figure 12 (a).On the basis of current waveforms, the harmonic content of output current has been evaluated analytically in figure12 (b). As shown in figure12 (b), total harmonic distortion (THD) is 11.55%. After the start-up of experiment devices, the three-phase output current is used for eliminating current harmonic and compensating reactive power. The analysis of three-phase current waveforms and harmonic content is shown in figure  13 .The experiment results prove that the devices can reduce the total harmonic distortion from 11.55% to 1.7% and make the output waveform into sine wave. The structure of Y connection has been adopted in cascaded STATCOM system, so that, three integer multiple harmonic current does not exist in theoretical analysis. In the process of experiment, five, seven and eleven times current components exist in system current. Through the above analysis, experimental results are consistent with theoretical analysis. In the process of experiment, the reactive current value is changed from 150(A) to 50(A) alternately. As shown in figure 15 , the results show that real-time dynamic tracking control of reactive current is realized perfectly. The DC-side capacitor voltage data is obtained from touch screen. As shown in figure 16 , the maximum value of DC-side voltage is about 837 (V), and its minimum value is about 808 (V), so the difference of DC bus voltage is29 (V). Finally, according to the analysis results, the distributed control algorithm with multi-FPGA can be able to solve the DC voltage unbalance control problems, which are caused by parallel loss, switching loss, differences of modulation ratio and pulse delay. In conclusion, the experiment proves the validity and feasibility of the algorithm mentioned in control theory. Based on the distributed control algorithm with multi-FPGA, the distributed control scheme, which consists of central control unit and single module controllers, is proposed in this paper. The DC bus voltage unbalance mechanism of cascaded STATCOM is analyzed in detail. By changing the instantaneous active power input of single module, the voltage balance control strategies of DC capacitors are realized. As a result of the distributed control structure, the strategy can be applied in each inverter, respectively. The independent control of coupling relationship between DC voltage balance control and upper current control could be realized. Finally, the simulation and experimental results show that the distributed control strategies have good control effect and application value.
